On the driving force for recombination-induced stacking fault motion in 4H-SiC J. Appl. Phys. 108, 044503 (2010) The increase in the forward voltage drop observed in 4H-SiC bipolar devices due to recombination-induced stacking fault ͑SF͒ creation and expansion has been widely discussed in the literature. It was long believed that the deleterious effect of these defects was limited to bipolar devices. Recent reports point to similar degradation in 4H-SiC DMOSFETs, a primarily unipolar device, which was thought to be SF-related. Here we report similar degradation of both unipolar and bipolar operation of merged-PiN-Schottky diodes, a hybrid device capable of both unipolar and bipolar operation. Furthermore, we report on the observation of the temperature-mediation of this degradation and the observation of the current-induced recovery phenomenon. These observations leave little doubt that this degradation is SF-induced and that if SFs are present, that they will adversely affect both bipolar and unipolar characteristics.
I. INTRODUCTION
Silicon carbide is a desirable material for high power and temperature bipolar and unipolar electronic devices, such as high blocking voltage PiN and Schottky diodes, respectively. However, electron-hole pair ͑ehp͒ recombination at basal plane dislocations ͑BPDs͒ in the drift layer of SiC bipolar devices induces the nucleation and expansion of recombination-induced stacking faults ͑SFs͒. Continued ehp injection typically causes the SFs to expand, which induces an increase in the forward voltage drop ͑V f ͒. 1 Recently, Agarwal et al. 2 determined that when the body diode of a DMOSFET was forward biased, an increase in the V f similar to the V f drift observed in 4H-SiC PiN diodes was observed. Furthermore, this drift was coupled with a reduction in the majority-carrier conduction current when the diffused metal oxide semiconductor field effect transistor ͑DMOSFET͒ was operated in unipolar mode and also led to an increase in the leakage current when the DMOSFET was operated in blocking mode. From these results, the authors implied that this degradation was possibly due to the creation and expansion of SFs induced via the ehp injection that occurred during the forward biasing of the body diode. Further investigations by Caldwell et al. 3 illustrated that annealing of the degraded DMOSFETs for 48 h in nitrogen atmosphere at 300°C led to an almost complete recovery of the V f drift in the body diode I-V characteristics and of the majority-carrier conduction current. Such observations are consistent with the annealing-induced recovery effects previously reported in 4H-SiC PiN diodes. 4 These results both support the observation that SFs could be the cause for the induced degradation of not only minority carrier electrical characteristics but also in the majority-carrier electrical characteristics in unipolar SiC devices. While the evidence is certainly indicative of SF-induced degradation, conclusive evidence is still lacking. In order to determine the validity of this hypothesis, we report on electrical stressing and annealing studies from 4H-SiC merged-PiN-Schottky ͑MPS͒ diodes, studying the characteristic features of this degradation in comparison to those of the better understood degradation effects found in 4H-SiC PiN diodes, as well as the annealing-induced, temperature-mediated, and current-induced V f drift recoveries that have been reported in 4H-SiC bipolar devices by Caldwell et al., 4, 5 which conclusively illustrate the predominant role that SFs play in this degradation phenomenon.
II. EXPERIMENT
The devices studied were 10 kV, 0.04 cm 2 4H-SiC MPS diodes ͓Fig. 1͑a͔͒, which were fabricated by Cree, Inc. A full 3 in. wafer of alternating MPS and PiN diodes was fabricated. The wafer consisted of an epitaxially grown 125 m thick, N D =5-6ϫ 10 14 cm −3 drift layer, followed by aluminum ion implanted p + ͑Ͼ5 ϫ 10 19 cm −3 ͒ junctions, boron junction termination extensions ͑JTEs͒, and nitrogen-doped channel stops. Following a Ͼ1600°C, 5 min implant activation, a 0.6 m high-temperature field oxide was deposited. Prior to the p + implantation, but following a shallow reactive ion etching etching of the zero-level mask, a UV photoluminescence ͑UV-PL͒ image map was acquired using the technique reported by Stahlbush et al., 6 using a 780 nm long pass filter to highlight the BPDs and threading dislocations present within the various device regions. This allowed direct comparison between the individual device electrical characteristics and their response to electrical stressing with the BPD density within the device. Contact to the device was enabled through the 1000 Å Ni backside Ohmic contact, a 400 Å Al/Ni anode contact to the p + ͑annealed at 1000°C͒ Pulsed I-V measurements were recorded at 30, 60, 100, 150, and 200°C following each successive stressing or annealing procedure to monitor any changes in the electrical characteristics that were induced. All I-V measurements were performed using a Tektronix 371B high-power curve tracer, operated in pulsed-current mode. This instrument provides short ͑250 s͒ current pulses at a duty cycle of 0.75%, simultaneously monitoring the voltage at each applied current. In this article, each trace represents the average of three consecutive I-V traces, with each of the three curves being compared to verify that no instabilities were present. Control experiments illustrated that the process of acquiring the pulsed I-V curves did not induce any observable change in the device electrical characteristics, therefore all changes observed can be attributed to the stressing procedures illustrated below.
The MPS diodes were stressed at 3 A dc ͑75 A / cm 2 ͒ using an HP 6024A 200 W power supply and a high power pogo-pin probe for the current-source contact at nominally room temperature. In the case of current-induced recovery measurements that involve ehp injection at elevated temperatures, a standard hot chuck was used and subsequent I-V measurements at room temperature were collected following the removal of the forward-bias and the cooling of the device. For annealing experiments, the samples were heated within a nitrogen gas atmosphere in a Centurion VPM NEY vacuum furnace. A further discussion of these procedures may be found in the literature. 4, 5, 7 
III. DISCUSSION
Until recently, it was believed that SFs were the energetically favorable state of the native 4H-SiC lattice. However, following the reports of Miyanagi et al. 8 and Caldwell et al., 4, 7 which illustrated the ability to induce contraction of SFs via annealing at temperatures in excess of 300°C, this hypothesis was clearly no longer valid. In the case of the latter work, it was also determined that a complete and repeatable recovery of the V f drift was observed following annealing at 700°C for Ͼ5 h. Furthermore, it was also observed that if a current was maintained within a heavily faulted PiN diode at an elevated temperature ͑ϳ250°C͒, a current-induced recovery of the V f drift occurred. 5 This recovery was drastically enhanced, both in the magnitude and in the speed of the recovery, in comparison to the annealinginduced recovery at that same temperature in the absence of injected ehps. The annealing and current-induced recoveries of the V f drift, most especially the latter, are characteristic of the SF-induced degradation and are not easily explained by annealing of other types of degradation. A model discussing a possible driving force for SF motion that is consistent with these observations is discussed in the literature. 9 Therefore, the observation of these two effects in electrically degraded unipolar devices would provide substantial evidence supporting the Agarwal's hypothesis. 2 Figure 1͑a͒ schematically shows the structure of the MPS diodes. There is a single anode contact to both the interdigitated p + implanted junctions and the n − epitaxy to create a hybrid device providing a low on-state voltage drop, low off-state leakage, fast switching capabilities and good high temperature characteristics. At low forward biases and temperatures, they exhibit minimal minority-carrier injection, with the electrical properties showing Schottky-diode behavior. However, as the temperature and/or forward bias is increased, the minority-carrier injection efficiency improves; therefore the device begins to perform more like a PiN diode. This behavior is clearly illustrated in Fig. 1͑b͒ , where I-V traces from a unstressed MPS diode are presented as a function of temperature. The knee in the I-V trace that is characteristic of MPS conduction is only pronounced at 150°C and above. At lower temperatures it is not clearly delineated as is typical for implanted p + anodes. In order to decipher what role SFs play in the forward bias degradation of MPS diodes, three diodes from the PLmapped wafer were chosen to provide devices with low, moderate and high BPD densities. Since SFs are due to faulting BPDs, it would be expected that devices with higher BPD densities would exhibit significantly increased degradation if SFs were the cause. UV-PL images of the three diodes chosen are presented in Figs. 2͑a͒-2͑c͒ , respectively. The BPDs may be identified as long white lines 6 and the densities for the three diodes can be estimated as Ͻ25, Ͼ1000, and ӷ1000 cm −2 , respectively. To ensure that the assignment of these features within the UV-PL images was correct, similar imaging and subsequent electroluminescence imaging ͑not shown͒ of the adjacent PiN diodes at 1 A / cm 2 following forward bias stressing was performed. These efforts clearly showed this assignment to be correct with the long white line defects faulting and forming expanding SFs following continued ehp injection. The white dots in the UV-PL images are threading dislocations ͑both screw and edge͒, which do not play a significant role in the forward-bias-induced electrical degradation discussed here.
Initial pulsed I-V͑T͒ traces were collected as a function of temperature from the three MPS diodes prior to stressing, with the results from the moderate BPD density diode having been presented in Fig. 1͑b͒ . The diodes were then stressed at 75 A / cm 2 dc at 30°C for periods of 1, 1, 1, 1, 2, 2, 4, and 8 min ͑20 min total͒, with pulsed I-V͑T͒ curves collected following each successive period. Presented in Figs. 2͑d͒-2͑f͒ are the corresponding pulsed I-V curves collected at 30°C following each of these stressing periods for each of the diodes presented in Figs. 2͑a͒-2͑c͒ , respectively. It is clear that the initial V f and the degree of V f drift induced were heavily dependent upon the initial BPD density. Presented in Fig. 3 is the change in V f as a function of injection time for the three diodes at ͑a͒ 25 A / cm 2 and T = 30°C and ͑b͒ 100 A / cm 2 and T = 200°C. These two current densities and temperatures were monitored because the behavior of the diodes at these conditions was indicative of low and high minority-carrier injection levels, respectively, as shown in Fig. 1 ͑the dashed lines designates the 25 and 100 A / cm 2 thresholds͒. It is evident that there is a strong dependence of the magnitude of the V f drift on the initial BPD density, which is indicative of a direct dependence of this degradation on the creation and expansion of SFs.
In an effort to test this SF-induced degradation further, the MPS diode wafer was annealed for 288 h at 300°C, followed by an additional 96 h at 400°C, with I-V͑T͒ measurements being recorded at various time intervals ͑follow-ing the first 96 h 300°C, after 192 h 300°C, after additional 96 h 400°C͒. Presented in Figs. 4͑a͒ and 4͑b͒ are I-V traces recorded at 30°C and 200°C, respectively, for the diode with moderate BPD density prior to electrical stressing ͑black, solid line͒, following 20 min of stressing at 75 A / cm 2 dc ͑blue, dashed line͒ and following the entire annealing cycle ͑red, dash-dotted line͒. The blue and red curved arrows denote the direction of the shift in the I-V curve with electrical stressing and annealing, respectively. As shown in Fig. 4͑a͒ , these extended periods of annealing induced a significant, and very close to a complete, recovery of the forward-bias-induced electrical degradation at room temperature ͑majority carrier characteristics͒. However, in the case of the I-V measurements at 200°C, a complete recovery in the low injection regime was observed, while some nonzero shift in the V f drift in the bipolar injection regime remained. This incomplete recovery at high injection levels may be due to contact degradation due to the annealing treatments, or may have been due to incomplete annealing of the SFs due to the lower annealing temperatures used in these experiments ͑400°C͒ in comparison to those in PiN diodes ͑700°C͒ where complete recovery is observed at all current levels. The observation that such annealing induces a recovery of the stressing-induced electrical degradation of the MPS diodes in both the unipolar and bipolar injection regimes is consistent with the behavior of 4H-SiC bipolar devices, such as PiN diodes, where annealing treatments in N 2 atmosphere at temperatures as low as 300°C have been reported to induce a recovery of the SF-induced V f drift. 4, 7, 10 The time dependence of the ⌬V f drift measured at 25 A / cm 2 and 30°C and at 100 A / cm 2 and 200°C during both the stressing and annealing procedures discussed above is presented in Figs. 5͑a͒ and 5͑b͒ , respectively. From this figure, it is clear in both cases that as the annealing temperature was raised the V f -drift recovery rate also increased. From Figs. 5͑a͒ and 5͑b͒ it is clear that in both the unipolar and bipolar injection regimes that the degradation and recovery occurred in a similar fashion, however, there does appear to be an additional knee in the bipolar regime early on in the stressing procedure. These observations are all consistent with the degradation and recovery phenomena reported in 4H-SiC PiN diodes, where again such phenomena have been clearly linked to SF expansion and contraction processes.
More conclusive evidence in support or in contradiction of Agarwal's hypothesis 2 can be established by stressing the degraded MPS diodes at elevated temperatures while maintaining the same current density. Such experiments in PiN diodes were reported by Caldwell et al., 5, [9] [10] [11] and as shown in Fig. 6͑a͒ , illustrated that following an extended period of stressing at room temperature a saturation of the V f drift at a value denoted as ⌬V f sat was observed that correlated with a saturation of the SF expansion process. However, upon heating the device to 242°C and reinitiating the stressing process at the same current density actually led to a partial recovery of the V f drift and a partial contraction of the SFs. This phenomenon was referred to as the "current-induced recovery effect." As shown in Fig. 6͑b͒ , a similar phenomenon was observed in the MPS diodes under similar conditions. In this case, the MPS diode with the high initial BPD density was stressed at 75 A / cm 2 from its initially undegraded state at room temperature for a number of successive periods as described above. As in the PiN diodes, following such extended periods of electrical injection, the degradation of the forward voltage response of the diode appears to have slowed and possibly begun to approach such a saturation condition. In any case, the shapes of the degradation curves were quite similar to those observed in PiN diodes. Further, upon heating the MPS diode to 200°C and then reinitiating the 75 A / cm 2 injection condition, the MPS diode, rather than continuing to degrade, actually began to recover, just as in PiN diodes. The large variations in time scales on which these phenomena occurred between the PiN and the MPS devices could be attributed to the large variations in the BPD densities, significant differences in the conduction mechanisms between the two device types and the large differences in current injection levels used for the measurements reported here. The observation of the similar general degradation behavior as a function of stressing time, the apparent approaching of the saturation condition and finally the observation of the current-induced recovery effect in the MPS diodes within the majority carrier injection regime provide extremely strong support for Agarwal's model.
IV. CONCLUSIONS
We have presented results indicative of SF-induced degradation within MPS diodes. Such degradation was observed to influence the electrical behavior of the diodes in regimes where both minimal ͑unipolar͒ and high ͑bipolar͒ levels of minority carrier injection are induced. Such observations are consistent with those reported by Agarwal et al., 2 where degradation of both minority and majority carrier electrical characteristics of 4H-SiC DMOSFETs were observed following extended periods of minority carrier injection into the body diode of the device. Our measurements illustrated that minority carrier injection into MPS diodes induces a dramatic increases in the V f in both the majority and minority carrier injection regimes of the I-V curve. We also illustrated that annealing of these devices at T Ͼ 300°C induced a recovery of the V f drift in both regimes. Further it was reported that following extended periods of minority carrier injection that the degradation in the forward voltage drift slowed, similar to the saturation of the V f drift reported in PiN diodes and that the current-induced recovery effect was observed when the heavily degraded MPS diode was stressed at elevated temperatures. This current-induced recovery effect has been observed in highly degraded 4H-SiC PiN diodes and is indicative of the SF-induced electrical changes. These observations leave very little doubt that SFs are the predominant cause for the observed degradation of the majority carrier electrical characteristics that occurs following extended periods of bipolar injection into primarily unipolar devices such as DMOSFETs and MPS diodes.
